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The source-gated transistor (SGT) is a new type of transistor in which the current is controlled by a potential 
barrier at the source and by a gate which modulates the effective height of the source barrier. It is an ideal 
device architecture to be used with the low mobility materials typically applied to large area electronics, as it 
provides low saturation voltages and high output impedances. Furthermore, the high internal fields and low 
concentration of excess carriers lead to higher speed and better stability compared with FETs, particularly in 
disordered, low mobility semiconductors. As such, the SGT is especially well suited to thin-film analog circuits. 
In this paper we will examine SGTs in polysilicon, a semiconductor with a well developed technology. 
Polysilicon SGTs have been made in the past [1], but for this study the drain is aligned with the gate using a 
bottom gate structure on glass, back exposure and ion implantation to register the n+ drain contact to the edge of 
the gate. Fig.1 shows a micrograph of a self-aligned structure. The source barrier is formed using Cr metal via a 
source window. A cross-section of the device is shown in Fig. 2. Ideally, the structure should be symmetrical, 
with a drain on either side of the source. As shown by the micrograph, this is not the case, with the source-drain 
separation (d) to the left drain (D1) being much smaller than that to the drain on the right (D2). However, a 
useful property of the SGT is that the current is independent of d, since it is controlled by the source barrier. A 
self-aligned structure will, of course, minimize gate-drain capacitance. 
An example of output and transfer characteristics is shown in Fig. 3. The low saturation voltages and high 
output impedances typical of an SGT are apparent. The output characteristics remain flat out to VD=20V, with 
no significant degradation due to carrier generation which leads to the kink effect observed in polysilicon FETs 
[2]. The low saturation voltage and high output impedance (ZO) over a large VD range are due to the fact that the 
transistor pinches off at both the source (VD=VSAT1) and drain (VD=VSAT2) ends of the channel. VSAT1 occurs when 
the reverse biased source barrier depletes the polysilicon under it while VSAT2 occurs when VD=VG-VT, as in a 
regular FET (Fig. 4); in this case VT ≈-43V. To maximize ZO for VD between VSAT1 and VSAT2, we need optimum 
design of the field plate. Above VSAT2 it is found that ZO depends on d, presumably because the greater this is, 
the further VD is spread and the lower the field. Intrinsic gain measurements on an SGT with d=10μm show 
gains in excess of 1000 and two peaks corresponding to VSAT1 and VSAT2 (Fig. 5). 
One disadvantage of the SGT compared to and FET is the temperature coefficient of the drain current. Since 
there is a barrier at the source, the current over/through the barrier will be thermally activated. A typical 
example is shown in Fig. 6(a). Above VG=-5V the barrier is pulled down by the gate as expected, but the 
activation energy, EA, of ≈0.25eV is a lot more than one would expect in an FET. A solution to this problem 
would be to make a field emission source in which at a large gate voltage the barrier would become transparent, 
with carriers tunneling through the barrier at the Fermi level of the metal [3]. Using the highly developed 
technology available for silicon it should be possible to do this using a combination of thin insulating films and 
precise doping. Fig. 6(b) shows the result of an attempt to reduce EA; at VG =5V, EA is ≈0.04eV. In this case, the 
current changes by 30% between 30 and 100OC. 
Another important parameter is the frequency response of the transistor. Calculations have shown that for a 
given barrier height, fT is proportional to the average current density through the source, JS [4]. Since the current 
tends to be concentrated at the edge of the source, JS can be increased by reducing the source length (S Fig. 2). 
This is illustrated in Fig.7 where the current to each drain of an SGT with S=2μm is measured separately and 
compared with the current achieved when both drains are connected at the same time. The currents through D1 
and D2 are similar at VD<10V despite a large difference in d. Furthermore, connecting both drains almost 
doubles JS; since the source capacitance remains the same, fT will also be doubled. fT would increase further if S 
was reduced. For these self-aligned devices with both drains connected, the calculated fT is >100MHz. 
It is shown that, by using options available with silicon technology, it should be possible to make SGTs in 
polysilicon of high quality in terms of intrinsic gain, temperature coefficient and frequency response. 
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              Fig. 2. Cross-section of the self-aligned 
Fig. 6. Activation energy of drain current for a device with
(a) 7.5·1013/cm2 p-type doping under the source barrier and
(b) 1·1013/cm2 n-type. W=50μm, S=2μm, d=10μm. 
              . .     structure. Fig. 1. Micrograph of self-aligned polysilicon SGT. 
Width W=50μm, source length S=2μm, source-
drain separation d=10μm. 
Fig. 3. Output characteristics (a) and corresponding 
transfer curve (b). W=50μm, S=2μm, d=10μm. 
Fig. 4. Output characteristic showing VSAT1 and
VSAT2 envelopes. W=50μm, S=2μm, d=10μm. 
Fig. 7. Drain current for the left (D1) and right (D2) drains on the
same device (a), compared with drain current when both drains
are connected (b). W=50μm, S=2μm, d1=4μm, d2=16μm. 
Fig. 5. Intrinsic gain against drain voltage showing high gains
around VSAT2. W=50μm, S=2μm, d=10μm. 
